


SI-DSPC31-PCI REV4 2/2



SPACE 0	DATA ADDRESS, READ
SPACE 1	DATA ADDRESS, WRITE
SPACE 2	CONTROL, STATUS
SPACE 3	CONTROL, STATUS
SPACE 4	CONTROL, STATUS
SPACE 5	CONTROL, STATUS
SPACE 6	CONTROL, STATUS
SPACE 7	CONTROL, STATUS

SPACE 0	DATA ADDRESS, READ
SPACE 1	DATA ADDRESS, WRITE
SPACE 2	CONTROL, STATUS
SPACE 3	CONTROL, STATUS
SPACE 4	CONTROL, STATUS
SPACE 5	CONTROL, STATUS
SPACE 6	CONTROL, STATUS
SPACE 7	CONTROL, STATUS

- Changes:**
- 1) Added RT1 to XSTRB signal
 - 2) Add debugging PTATN, C3X_RST, C3X_RDY, MEM_CE, RDEEMPTY, WRFULL.
 - 3) Changed Pullups for FPGA, changed R4 & R5, pulled SPROM CLK signal
 - 4) Fix legend on B board for P0208 markers.

Debug Pins:
WD, RD, SELECT, WDFIFO, RDFIFO, PTADRY, PTDRDY, HOLD, BPCLK, C3X_RW,