

Title		
Size	Number	Revision
Tabloid		
Date	8-Mar-2004	Sheet of
File	F:\TEMP\meyerMOD r1a.ddb	Drawn By:




Diagram illustrating the logic pinout and physical connections for a multi-board system (AUX, PIA, PIB, PIC, PID) connected to a central logic pinout block.

LOGIC PINOUT

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
D.30.	GND	C.30.	GND	B.30.	GND	A.30.	GND	AUX.30.	GND
D.29.	+3.3V	C.29.	+3.3V	B.29.	+3.3V	A.29.	DSFSPa2	AUX.29.	DSFSPa1
D.28.	+5V	C.28.	+1.8V	B.28.	+5V	A.28.	DSFSPa0	AUX.28.	DSFSPa5
D.27.	+12V/+15V	C.27.	RSV2	B.27.	+12V/+15V	A.27.	DSFSPa4	AUX.27.	DSFSPa3
D.26.	-12V/-15V	C.26.	-5V	B.26.	-12V/-15V	A.26.	DSFSPa6	AUX.26.	GND
D.25.	GND	C.25.	GND	B.25.	GND	A.25.	TIMEROUTa1	AUX.25.	TIMERIna0
D.24.	FPGA DATA	C.24.	FPGA INIt	B.24.	A15	A.24.	TIMEROUTb1	AUX.24.	TIMERInD0
D.23.	FPGA CLK	C.23.	FPGA_PGRMn	B.23.	A14	A.23.	GND	AUX.23.	GND
D.22.	FPGA DONE	C.22.	GND	B.22.	A13	A.22.	GND	AUX.22.	GND
D.21.	X_CLKI	C.21.	X_CLKO	B.21.	A12	A.21.	GND	AUX.21.	GND
D.20.	D15	C.20.	GND	B.20.	D31	A.20.	DSFSPb2	AUX.20.	DSFSPb1
D.19.	D14	C.19.	RSV1	B.19.	D30	A.19.	DSFSPb0	AUX.19.	DSFSPb5
D.18.	D13	C.18.	X_INT1	B.18.	D29	A.18.	DSFSPb4	AUX.18.	DSFSPb3
D.17.	D12	C.17.	X_INT0	B.17.	D28	A.17.	DSFSPb6	AUX.17.	GND
D.16.	GND	C.16.	GND	B.16.	GND	A.16.	HP4	AUX.16.	HP7
D.15.	D11	C.15.	A11	B.15.	D27	A.15.	HP8	AUX.15.	HP9
D.14.	D10	C.14.	A10	B.14.	D26	A.14.	HP10	AUX.14.	HP11
D.13.	D9	C.13.	A9	B.13.	D25	A.13.	HP12	AUX.13.	HP13
D.12.	D8	C.12.	A8	B.12.	D24	A.12.	HP14	AUX.12.	HP15
D.11.	D7	C.11.	A7	B.11.	D23	A.11.	HP22 (RINTn)	AUX.11.	GND
D.10.	D6	C.10.	A6	B.10.	D22	A.10.	HP20 (HAsn)	AUX.10.	HP25 (HCNTL1)
D.9.	D5	C.9.	A5	B.9.	D21	A.9.	HP2	AUX.9.	HP16 (HSDn)
D.8.	D4	C.8.	A4	B.8.	D20	A.8.	HP21 (HR/nm)	AUX.8.	HP23 (HW1L)
D.7.	D3	C.7.	A3	B.7.	D19	A.7.	HP6	AUX.7.	GND
D.6.	D2	C.6.	D2	B.6.	D18	A.6.	HP19 (HCSn)	AUX.6.	HP24 (HCNTL0)
D.5.	D1	C.5.	A1	B.5.	D17	A.5.	HP0	AUX.5.	HP5
D.4.	D0	C.4.	A0	B.4.	D16	A.4.	HP3	AUX.4.	HP17 (HDS2n)
D.3.	R/nm	C.3.	X_CS0n	B.3.	RSV0	A.3.	NC/SDaa	AUX.3.	HP18 (HDS1n)
D.2.	X_RDYn	C.2.	+5V	B.2.	+3.3V	A.2.	NC/SCLa	AUX.2.	HP1
D.1.	GND	C.1.	GND	B.1.	GND	A.1.	GND	AUX.1.	GND

Physical Connections:

- AUX (P2):** Connected to PIA, PIB, PIC, and PID boards. Signals include +3V, +5V, +12V, -12V, GND, and various data/control lines.
- PIA (SI 2MM4X30):** Signals include GND, +3V, +5V, +12V, -12V, GND, XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND.
- PIB (SI 2MM4X30):** Signals include GND, +3V, +5V, +12V, -12V, GND, XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND.
- PIC (SI 2MM4X30):** Signals include GND, +3V, +5V, +12V, -12V, GND, XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND.
- PID (SI 2MM4X30):** Signals include GND, +3V, +5V, +12V, -12V, GND, XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND.

Power and Control Connections:

- Power:** +3V, +5V, +12V, -12V, and GND are connected to the boards.
- Control:** XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND are connected to the boards.
- Signal:** XA15, XA14, XA13, XA12, XA11, XA10, XA9, XA8, XA7, XA6, XA5, XA4, XA3, XA2, XA1, XA0, XCS0n, and GND are connected to the boards.